This paper examines one of the common modes of structural failure in multichip BGAs, determines its locations within the package structure, relates it to the stresses generated in the reliability tests under which it occurs, and by Finite Element simulations, determines an explanation for the failure, and finally proposes a method to avoid this failure mechanism.
Several designs of multichip BGA substrates were manufactured and production silicon assembled into them. These were all 14 x 22 mm 119 ball PBGA. These were subjected to a set of package reliability tests, until some units failed electrical test. The failed units were analysed and the physical location and shape of the failure was determined in many cases. From this information, the mechanical mode of failure for each unit was determined. In addition there was sufficient information in some of the analyses to provide definite suggestions as to the mechanism of failure.
Meanwhile, Finite Element Analysis was performed using simplified representations of the multichip BGAs, in order to find the locations of highest stress, and the expected modes of failure. This data was matched to the failure modes found in the physical analysis. Some novel failure analysis techniques were used to expose the damage in the failed units.
A particular failure mode occurred frequently in temperature cycle, and the sites of failure were located by failure analysis. The failure was due to open circuit in the copper tracks in the top layer of the substrate caused by cracking in the solder resist directly underneath the edge of the die attach fillet. Finite element analysis was carried out and the location of the actual failures was found to be a local zone of high tensile stress in the solder resist.
University of Limerick Limerick, Ireland + 35361333644 john.jarvis@ul.ie Nonetheless the first assemblies proved successful in regard to electrical performance, but when reliability evaluations were undertaken many weaknesses came to light.
Step by step the causes of the failures were diagnosed and package improvements were introduced. It will be shown in this paper that thermomechanical stresses are the root cause of the damage; finite element analyses have been carried out and have yielded a partial understanding of the sources of the failures. This paper reports on one of the failure mechanisms observed, and the explanations elicited by FEA.
PHYSICAL DESCRIPTION OF PACKAGE
The focus of this paper is on the PBGA package, JEDEC outline MS-028 (formerly , with body size of 14 mm x 22 mm, and 119 balls in a matrix of 17 x 7. The substrate is glass reinforced Bismalemide Triazine (BT) resin with four layers of copper conductors. The mold-cap is 12 x 20 mm at its interface with the substrate, and the relief angle is about 10".
BACKGROUND
This work arose from the challenges of qualifying multichip BGA products. A desire to combine the functions of several different integrated circuits into a single package as quickly as possible set the requirement for a multichip assembly. Several very successful twochip products in leadframe packages existed but this approach could not meet the high number of interconnections needed for present designs. The BGA outline was considered, and the 14 mm x 22 mm package was investigated for two-chip and three-chip proposals.
Little was found in the literature about structural integrity of the BGA package; most studies were focused on solder joint reliability. However, McCluskey et a1 [l] had examined substrate damage in IR reflow, while Egan et a1 [2] and Garrett [3] had examined the attributes of BGA package warpage from different perspectives.
The arrangement in Figure 1 has three chips encapsulated within the mold-cap. The chips are in line, in a single column, with the greater dimension of each chip across the narrow dimension of the package. This arrangement allows a large proportion of the encapsulated area of the package to be occupied by silicon, and in this instance the silicon to package ratio is 36% by area.
Chip A was the largest chip in area, and was positioned nearest to the molding gate. Its horizontal edge was just 1.5 mm from the top edge of the encapsulant. The space between the chips was 1.5 mm approximately, and the clearance between Chip C and the bottom edge of the encapsulant was again 1.5 mm. In common practice a BGA requires a minimum clearance between edge of die and edge of encapsulant of 1.5 mm.
Consequently this design was right on the design rule limit for both short ends of the package; the resultant stress exceeded the capabilities of the package and led to the failure modes reported below.
SUMMARY OF FAILURE MODES
Three failure modes came to light in the course of the reliability evaluation work. All were located in the substrate. These were:
Delamination of the top layer solder resist from the top copper trace layer in Resistance to Solder Heat testing (IR reflow, level 3 precondition, 235°C peak temperature).
Vertical cracking of the top solder resist layer and the underlying copper layer directly in line with the edge of the dieattach adhesive, in Temperature Cycle air-to-air testing, (-65°C to +150"C, 500 and 1000 cycles).
Cracks in the bottom solder resist layer and the bottom copper layer affecting traces which cross the long centreline of the packagein Thermal Shock, liquid to liquid testing, (-40 to +125"C, 1000 cycles). This paper will focus on the second failure mode only. It will describe the failure mode in detail, will present an examination of the failed region using Finite Element Analysis and thereby explain the cause of the failures. Finally it will discuss how the failure mode might be avoided.
VERTICAL CRACKING AT EDGE OF DIE-ATTACH
The vertical cracking was discovered in Temperature Cycle after 500 cycles; it occurred in a total of four instances across three lots each of 45 units at -65°C to +150°C. Failure Analysis revealed that an open-circuit existed on one or more close-by traces relating to bond-pads on the outer edge of Chip A. Acoustic Microscopy did not show any delamination. By 1000 cycles, the number of such failures had risen to 22 out of the total of 135 units.
Electrical probing found that the traces on the bottom of the substrate were intact as far as the vias. This confirmed that the open circuit lay in the top copper layer of the substrate. Fortuitously this enabled the approximate location of defective copper traces to be determined -close to the related bond-pads. This was possible because the relevant top layer traces were short in length and the electroplating traces were nearby on the same layer permitting their use in electrical probing.
The top layers of molding compound and die-attach material were removed without damaging the solder resist -the technique is described later -and a crack was visible which followed the periphery of the die-attach paste around 80% of the periphery of Die A. A photograph of a portion of this crack is shown in Figure 2: 
FIGURE 2: CRACK IN TOP LAYERS OF SUBSTRATE AT UPPER LEFT CORNER OF CHIP A
Contact points were exposed on the copper trace which was open circuit and it was confirmed that the location of the break in the copper circuit lay precisely underneath the crack in the solder resist. Figure 3 is a pair of SEM photographs; note the openings in the solder resist to expose copper for contacting. The right-hand photo shows the curve of the crack as it follows the edge of the die-attach paste around a comer of the chip. This same shape is also evident in the photograph in Figure 2 above.
FIGURE 3: SEM PHOTOGRAPHS SHOWING EDGE OF DIE-

ATTACHCRACK
Further investigation of these cracks was carried out using Focussed Ion Beam equipment (FIB) and the nature of the crack was explored in detail by this means. The FIB was used to cut an incision in the substrate. This was usually made across the copper track including the region of the crack, so that the profile of the crack could be examined.
FNTE ELEMENT SIMULATION
The PRO/MechanicaTM p-version finite element software was used to investigate the thermomechanical stresses in the PBGA shown in Figure 1 . P-type elements were chosen because they allow rapid changes in mesh density and their insensitivity to element distortion makes them particularly suitable for modelling thin laycrs, Schiermeier and Szabo [4] . They also converge rapidly, and allow error estimates to be easily incorporated, Szabo 151. '". The cracking occurred at the interface of three different materials, viz. molding compound, die-attach adhesive and solder resist. These have substantially differing mechanical properties and give rise to a high level of stress at the die-attach edge. It was concluded that unless chip A was relocated, the stress-induced damage was unavoidable. A variety of material changes were considered as potential cures. However, there was not a material available of greatly differing properties which had the potential for eliminating the problem. Accordingly it was decided to make the design more rugged, and render the circuit insensitive to substrate cracking at the edge of die-attach. 
Silicon
FIGURE SA: ORIGINAL LAYOUT -TRACES PASS BENEATH EDGE OF DIE-ATTACH (OUTER LINE) ;
DIE EDGE IS INNER LINE FIGURE 5B: NEW RUGGED LAYOUT -ONLY VIAS UNDERNEATH DIE-ATTACH EDGE
This was achieved by rerouting all top-layer traces which passed underneath the edge of any chip. Figure 5 above shows the top-layer traces beneath the sensitive segment of chip A -with "before" and "after" images to show how rerouting was accomplished.
With conventional h-type elements the order of the polynomial trial solution used is fixed, usually at either first or second order. Consequently if the accuracy of the results needs to be improved a finer-mesh must be used. With p-type elements the order of the trial solution is variable usually from first to ninth order. So if the accuracy of the results from a first or second order analysis needs to be improved the mesh remains unaltered, and the order of the trial solution is increased automatically by one, two, three, etc. until the error measures show the desired accuracy has been achieved. This automatic improvement of the results to the desired accuracy is termed p-adaptive refinement. Since p-elements are designed to use high order trial solutions, the meshes used are generally much coarser than the h-element mesh of comparable accuracy.
A 2-D plane strain model of the 3-chip PBGA shown in Figure 1 was built since Kelly [6] showed that this gives a better correlation with a 3-D model than plane stress. The section taken was along the centreline parallel to the 22" dimension, and the geometry for the model is shown in Figure 6 . Global-x ran horizontally from left to right; Global-y was vertically upwards. Global origin was at the lower left hand comer of the model. The model was also divided vertically along the line x = 11 mm (i.e. half way along the BT Laminate) for the purposes of applying displacement constraints. The line x = 11 mm is shown in Figure 6 , and it is clear that the centre of chip B is offset from the centreline of the structure.
The model consisted of three 0.280 mm thick silicon die, three 0.020mm thick die-attach layers, a 0.7 mm thick layer of molding compound, and a 0.660 mm BT Laminate layer which incorporated a 0.028 mm top layer of solder resist. Each die attach layer extended beyond the edge of the silicon die by 0.175 mm, and was terminated with a fillet of 0.2 mm radius. These fillets can be seen in Figure 6 . In order to identify them, the far left hand fillet was called filletl, the next fillet to the right fillet2, and so on, with the far right fillet called fillet6. Apart from the BT substrate, all materials were assumed to be isotropic with the properties shown in Table 1 ; all properties were taken to be independent of temperature. The BT substrate (which excluded the top solder resist layer) was modelled as orthotropic with the properties shown in Table 2 As mentioned earlier, constraints were placed on the line x = 11 mm shown in Figure 6 . The section of the silicon die for Chip B which lies on this line was constrained from moving horizontally, whilst the lowest point on the top solder resist layer was constrained from moving vertically. The model was assumed to be stress free at 170°C (the molding temperature) and the temperature of the entire model was reduced to -65°C. A convergence control of 2% was set for the Global Rh4S error estimate. This Global RMS error estimate is closely related to the root-mean-square error in stress, Szabo [5] .
The p-adaptive iterations ended after 8 passes of the solver when the Global RMS error was 1.6%. Table 3 The deformation produced by the uniform temperature drop is shown in Figure 9 . The left and right sides of the BT Laminate both contracted horizontally by 30pm. Negligible warping of the BT Laminate board occurred for a central region extending for a third of the way along chip A on the left and a third of the way along chip C on the right. The warping which occurred to the left and right of this central region included the region below fillet1 on the left and the region below fillet6 on the right. This warping resulted in both the left and right hand comer points at the extremities of the BT Laminatekolder resist junction dipping by 4.7pm.
In investigating the vertical cracking of the solder resist outlined earlier, attention was focussed on any high tensile or shear interface stresses since these could initiate delamination, and provide a site for crack growth. The regions of highest maximum principal stress and highest in-plane shear over the whole model were found to be in the die attach fillet regions. Each of the six fillet regions showed very similar stress distributions with similar stress magnitudes. 
FIGURE 9: THE DEFORMED CROSS-SECTION FOR THE 2-D PLANE STRAIN MODEL DISPLACEMENTS MAGNIFIED 40:l
The failure analysis work had also drawn attention to the dieAs mentioned above, the stress distributions and stress magnitudes in each of the die attach fillets was similar. Consequently the results presented here are for fillet6 only. attach fillet region as a possible area of high stress. Cracking was found in most exposed areas of solder resist, and it was considered that the failure mechanism was general rather than local. The following analyses focus on the region of fillet6 because this is where the failed traces susceptible to open-circuit were located. Figure 12 h~w s a fringe Plot of 01 for the fillet whilst Figure 13 shows a fringe plot for 02. o1 ranges from 9 N/mm2 to 111 N/mm2 and is tensile whilst 0, ranges from -162 N/mm2 to +39 N/mm2. Figure 13 shows that o2 is positive (i.e. tensile) for a large portion of the fillet, so that, taken with o1 being tensile everywhere shows that a large portion of the fillet is in biaxial tension. This biaxial tension arises because the fillet is prevented from contracting by the silicon die on the left and the molding compound on the right, both of which have a much lower coefficient of thermal expansion than the dieattach material; and both have a high modulus of elasticity. 
The stresses and deformation in the die attach fillets
points A and B for the silicon die creates singular points at these It can be seen that the deformed shape of the bottom of the dieattach fillet is accommodated by a corresponding deformation of the solder resist. The die and molding compound remain relatively undeformed, and a slight bowing of the BT resin is also discernible. Figure 15 shows how the magnitude and directions of o1 and o2 vary over the fillet. Along the boundary of the fillet with the molding compound, and the boundary of the fillet with the solder resist there are significant portions of the boundary where o2 is tensile and directed normal to the boundary. This 'peeling' stress will cause delamination when adhesion between the two materials is weak.
FIGURE 15: STRESS VECTORS FOR 0 1 AND 0 2 IN FILLET6
Experience has shown that delamination between the die attach fillet and the molding compound often occurs, indicating that the adhesion between the two materials is poor. Consequently the biaxial tension in the fillet together with the peeling stresses outlined above are likely to initiate separation of the fillet from the molding compound resulting in a crack tip at point C .
The stresses at point C in the solder resist. Point C on the fillet is at the junction of three materials, and is thus a point of material discontinuity. Figure 16 shows convergence curves for o1 and o2 for each of the three materials meeting at point C. The stresses at this point are bounded despite the discontinuity, and therefore the results of the analysis are valid at this location. Validation is necessary because the key conclusion from this study is the presence of localised high stresses in the solder resist at point C. Figure 17 shows the principal stress vectors for the region around point C in the solder resist. There is clearly a distinctive zone around point C where o1 is tensile and directed longitudinally.
microns
FIGURE 17: THE PRINCIPAL STRESS VECTORS IN SOLDER RESIST UNDER EDGE OF DIE-ATTACH
This zone arises in the solder resist due to tensile stresses in the die-attach fillet near point C directed horizontally from right to left. o1 for this solder resist zone ranged from 20 to 41 N / m 2 . The manufacturer has determined that the ultimate tensile strength of the solder resist is 27 -30 N/mm2 -substantially lower than the tensile stress in the local region within 10 or 15 microns of point C.
Any crack in the solder resist which forms at point C will clearly be opened by such a stress field. Even without a crack tip at C these tensile stresses may initiate failure of the solder resist in this region.
THE FAILURE ANALYSIS TECHNIQUES USED
The normal chemical decap procedure used for leaded packages has the distinct disadvantage that the chemicals attack the copper traces in the substrate, and it is virtually impossible to expose all die in a multichip BGA assembly without damaging some copper traces. This causes great difficulty in any further electrical analysis.
As an alternative, Scanning Acoustic Microscopy is quite effective in determining the extent and spatial location of a delamination in a BGA, but it is not suitable for determining the layer in which a delamination lies once the failure is within or close to the substrate. The resolution of depth is not adequate to distinguish between the very thin layers in a multilayer BGA substrate. This same limitation applies to X-ray analysis also.
Furthermore, the focus of this investigation was on the reliability of the package construction; and the failure analysis techniques had to be such as to avoid ad possible. Accordingly several alternative failure analysis techniques were developed to enable the location of the failure to be determined while preserving the integrity of the substrate.
Continuity checks through the electroplating traces.
A study of plots of the substrate layers showed that several damaged circuits were connected to top-layer electroplating escapes. This enabled continuity checks to be made directly to the relevant bondfinger. Undamaged continuity to the bond-finger was proven and the device was found to be fully functional when accessed through the plating escape.
In these circuits the routing was short; the path in the top layer ran underneath the die for about 1 to 1.5 mm directly to the via. The via went straight to the bottom layer. From the underside it was shown in each case that the routing between the via and the ball was intact. It was also confirmed that the via cross-section in the plane of the bottom layer was intact.
This allowed the failure analysis to focus on the possibility of either top layer damage, or horizontal breakage across the via, perhaps in the plane of an inner layer.
Exposure the top layer.
The normal method used for planar grinding of BGA substrates is to remove the balls and then grind from the underside one layer after another until the damaged layer is found. This is appropriate where it is desired to leave the silicon intact and functional. Nonetheless any removal of layers from the underside could result in the loss of valuable information, and could lead to an indeterminate result.
However in this Failure Analysis it had already been shown that the silicon was functional; the objective was to examine for damage in the substrate. It was decided to preserve the substrate, and to grind from the die side of the package. It was found that the conventional laboratory grinding and polishing equipment was quite slow in grinding the molding compound in the BGA specimens and a more rapid solution was sought.
The machine-shop surface grinders found in toolmaker facilities have tightly controlled worktable motions. Vertical motion can be indexed in steps of 0.5 microns, and has an accuracy of position of less than 2 microns cumulative at any point in its vertical travel. Since the thicknesses of the substrate layers are ten to twenty times this value the machine is well suited for the controlled depth of grinding required for this failure analysis.
Firstly the device was mounted on the grinder with the balls facing upwards, and the balls were dressed to make them co-planar, in a plane parallel to the top surface of the BGA. The package was tumed right side up, and aligned in the grinder vise. Finally the vise was given a slight tilt by placing a 625 microns (25 mils) shim underneath one end of its 100 mm long base. This resulted in a tilt across the 12 mm dimension of the substrate of 75 microns, equivalent to the thickness of the die-attach layer plus the solder resist layer plus the copper layer.
This made it possible to observe and control the progress of removal of each layer. The controlled tilt allowed estimation of the remaining thickness of the exposed layer at any location with acceptable accuracy. The key objective in this work was to expose the top solder mask layer, while leaving the underlying copper layer intact in the area where damage was suspected. The method was effective.
Electrically probe through the solder resist.
The solder resist was exposed in the area of interest, and the next step was to find the location of the open circuit. It was considered that if the surface grinding was continued in order to remove the solder resist and expose the copper, then there would be a risk that the crack in the copper would become smeared over with copper by the action of the grinder. Accordingly it was decided to make small openings in the solder resist which would expose the copper in local regions only.
Several options were evaluated, and the results obtained by blasting the solder resist with a neodymium-ion doped Ytrium Aluminum Garnet (Nd:YAG) laser -commonly known as a green laser -were found to be acceptable. Several examples of these openings are evident in the SEM photographs in figure 3 . The opening size is approximately 100 microns across.
The technique used was to make two openings close by each other on one side of the open-circuit location, both positioned over the open-circuit track, and to prove continuity of the contacts between them. A similar pair of openings was made over the same track some distance away and continuity verified there also. The continuity was then tested between one contact in each pair to determine the open circuit. Additional openings were made, progressively closer to the suspected site of the defect, until the location of the open circuit was determined to be within 100 microns of the crack.
*
Cross-sectioning of the cracks.
Once the open-circuit was located and confirmed to lie at the crack in the solder resist, it became necessary to examine the crack in cross-section. Although conventional laboratory cross-sectioning and polishing apparatus could probably have been used it was found to be simple and convenient to use Focussed Ion Beam equipment both for making the cross-section and for examining it afterwards. In every case, the crack started as a vertical plane of separation, and gradually tended to an angle of approximately 45" from the vertical. When it reached the interface with underlying material (e.g. from solder resist to copper, and from copper to BT substrate) the crack became vertical again, and then tended to a 45" angle in the opposite direction to that in the previous layer. In this way the crack tended to maintain its position vertically underneath the edge of the die-attach adhesive.
This pattern of crack was consistent from sample to sample.
CONCLUSIONS
The mismatch of the coefficients of thermal expansion in the materials used, coupled with the low tensile strength of one of them, gives rise to unsustainable thermal stresses in multichip BGA packages. With existing material sets, the stress is unavoidable.
Under a large temperature drop, a very localised tensile stress arises in the solder resist, precisely at the outer edge of the die-attach fillet. This stress is high enough to cause cracking of the solder resist around the entire periphery of the die. This crack can propagate into the underlying copper and cause the copper to become open circuit. The crack does not appear to continue past the glass fiber reinforcement of the substrate.
A solution is to reroute the top-layer traces so that no trace passes across the edge of the die-attach fillet. This has been demonstrated to be effective in practice. Design rules for substrate layout for BGAs are required to ensure that safe layout of substrate traces is implemented as a matter of good design.
RECOMMENDATIONS
The solution implemented in this particular instance was a workaround which did not eliminate the destructive stresses. There is scope for a number of studies which might be fruitful.
Firstly, the possibility of eliminating the die-attach fillet and its effect on stresses within the structure could be studied. Secondly the possible changes in stress distribution from increasing the thickness of the solder resist may point towards reliability improvements. And thirdly, a combination of thicker solder resist coupled with a dieattach adhesive having significantly lower coefficient of thermal expansion even with a much higher modulus of elasticity, could lead to a more durable construction for this type of package.
